



Item	Dimension	Unit
Number of Characters	24 characters x 2 Lines	-
Module dimension	118.0 x 36.0 x 13.6(MAX)	mm
View area	94.5 x 16.0	mm
Active area	88.3 x 11.5	mm
Dot size	0.6 x 0.65	mm
Dot pitch	0.65 x 0.70	mm
Character size	3.2 x 5.55	mm
Character pitch	3.7 x 5.95	mm
LCD type	STN , Positive , Transflective , Yellow Green	1
Duty	1/16	
View direction	6 o'clock	
Backlight Type	LED , Yellow Green	



MBCF24204B03 技术手册(完整版) DoYoung.net 原创技术资料





MBCF24204B03 技术手册(完整版) DoYoung.net 原创技术资料









						A	SCII	码对)	应表							
Upper 4 bit Lower 4 bit	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LННН	HLLL	HLLH	HLHL	нгнн	HHLL	HHLH	нннг	нннн
LLLL	CG RAM (1)						•••	! ∙					-::: :		Ľ:	l∷
LLLH	(2)							·::-[Ţ	÷.,	-51	
LLHL	(3)		11	2				ŀ			ľ	•	۱ <u>۱</u>	.:: ¹	#B4	I∰I
LLHH	(4)		÷			:;	:	·				r(j	Ï	1	::::-	•:-:•
LHLL	(5)			÷	[])			1			•••		.	17	I	572
LHLH	(6)				[<u>.</u>		@	I]					<u>-</u>]		¢2S	I
LHHL	(7)		8.		[I.,I	Ŧ	I.,.I]]]	••• ••••		l ∭	
LHHH	(8)			:			·]	II				ij			<u>ا</u>	:TT:
HLLL	(1)		ť.	\square		;×;	ŀ'n	3			į [*])		Ļ	.,I'''	<u>.</u>
HLLH	(2)							'!				·'''	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,] [.,	1	اا
HLHL	(3)		:-[-:	:: ::										<u>l</u>		:: :
нгнн	(4)		[::	K		Ŀ:				7 1		ļ		:-:	<u>]</u> =;
HHLL	(5)		3	÷.	ļ						17:	;		ŗ,	4:-	[:#:
HHLH	(6)				M		ľ (••••		1:	<u>-</u>
HHHL	(7)				ŀ··	·- ⁻	ŀ";	j-				17		••••	ŀ"'I	
нннн	(8)							-÷			• : .•	ا. ا	·.:			



电合数表								
Item	Syr	mbol	Min	Тур	Max	Unit		
Operating Temperature	1	Г _{ор}	-20	-	+70	°C		
Storage Temperature]	T _{ST}			+80	°C		
Input Voltage		VI			Vdd	V		
Supply Voltage For Logic	VDI	d-V _{SS}	-0.3	-	7	V		
Supply Voltage For LCD	VD	D-V0	-0.3	-	13	V		
Item	Symbol	Condition	Min	Тур	Max	Unit		
Supply Voltage For Logic	V _{DD} -V _{SS}	-	4.5	-	5.5	V		
		Ta=0°C	-	-	4.8	v		
Supply Voltage For LCD	V_{DD} - V_0	Ta=25°C	-	4.5	-	v		
		Ta=50°C	4.2	-	-	V		
Input High Volt.	VIH	-	2.2	-	Vdd	V		
Input Low Volt.	VIL	-	-	-	0.6	V		
Output High Volt.	Voh	-	2.4	-	-	V		
Output Low Volt.	Vol	-	-	-	0.4	V		
Supply Current	I _{DD}	V _{DD} =5V	-	1.2	-	mA		
Item	Symbol	Condition	Min	Тур	Max	Unit		
View Angle	(V)0	CR≧ 2	10	-	105	deg		
new migit	(H)φ	CR≧ 2	-30	-	30	deg		
Contrast Ratio	CR	-	-	3	-	-		
D	T rise	-	-	200	300	ms		
Response 1ime	T 6 11			200	200			

	Anschlussdaten								
Pin	Name	Logik	Bezeichnung						
1	VSS	GND	GND						
2	VDD	+5 Volt	Spannung für Logik						
3	VO	NC	nicht anschliessen, wird durch R14 geregelt						
4	RS	H/L	Register select signal						
5	R/W	H/L ->L	Read/Write select signal						
6	E	H/L	Operation enable signal						
7	DB0	H/L							
8	DB1	H/L	Datenleitungen						
9	DB2	H/L	Offen lassen im 4bit Modus						
10	DB3	H/L							
11	DB4	H/L							
12	DB5	H/L	Deterieiturgen						
13	DB6	H/L	Datenieitungen						
14	DB7	H/L	7						
15	LED_A	+5 Volt	LED Spannung						
16	LED_K	GND	LED GND						

Hintergrundbeleuchtung mit 10 Ohm Widerstand an 5Volt, die Hintergrundbeleuchtung nicht direkt an 5 Volt legen, kann Schäden verursachen.

VO muss nicht belegt werden, weil das LCM eine interne Kompensationsjustierschaltung besitzt.







写数据时序图 VIH1 RS VIH1 VIL1 VIL1 tas tан R/\overline{W} VIL1 VIL1 PWEH t^{AH} t Ef VIH1 VIII Е VIL1 VIL1 . VIL1 tEr tн tosw VIH1 VIHI DB0 to DB7 Valid data VIL1 VIL1 t cycE

Ta=25°C, VDD=5.0± 0.5V

Item	Symbol	Min	Тур	Max	Unit
Enable cycle time	t _{cycE}	400	-	-	ns
Enable pulse width (high level)	$\mathrm{PW}_{\mathrm{EH}}$	150	-	-	ns
Enable rise/fall time	$t_{\rm Er}, t_{\rm Ef}$	-	-	25	ns
Address set-up time (RS, R/W to E)	t _{AS}	30	-	-	ns
Address hold time	t _{AH}	10	-	-	ns
Data set-up time	$t_{\rm DSW}$	40	-	-	ns
Data hold time	t _H	10	-	-	ns

INTRODUCTION CODES

Instruction	Instruction Code			Description	Execution Time							
mstruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	is 250 kHz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Clears all display memory and returns the cursor to the home position (Address 0).	82 µs ~ 1.64ms
Return Home	0	0	0	0	0	0	0	0	1	*	Returns the cursor to the home position (Address 0) shifted to the original position. DD RAM contents remain unchanged.	40 µs ~ 1.6ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Sets the cursor move direction and specifies to or not to shift the display. These operations write and read.	40 µs ~ 1.64ms
Display ON/OFF Control	0	0	0	0	0	0	1	D	С	В	(D) is display ON/OFF control; memory remains unchanged in OFF condition. (C) cursor ON/OFF (B) blinking cursor.	40 µs
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	*	*	Moves the cursor and shifts the display without changing DD RAM contents.	40 µs
Function Set	0	0	0	0	1	DL	N	F	*	*	Sets interface data length (DL), number of display lines (N), and character font (F).	40 µs
Set CG RAM Address	0	0	0	1			A _{CG}				Sets the CG RAM address. CG RAM data is sent and received after this setting.	40 µs
Set DD RAM Address	0	0	1			A _{DD}					Sets the DD RAM address. DD RAM data is sent and received after this setting.	40 µs
Read Busy Flag & Address	0	1	BF		AC						Reads Busy Flag (BF) indicating internal operation is being performed and reads address counter contents.	1 μs
Write Data to CG or to DD RAM	1	0			Write Data						Writes data into DD RAM or CG RAM.	40 µs
Read Data from CG or DD RAM	1	1			Read	d Data					Reads data from DD RAM or CG RAM.	40 µs
	-	-	-									

* Doesn't matter

DD RAM:	Display data RAM	I/D = 1:	Increment	C = 1:	Cursor ON	R/L = 1:	Right shift
CG RAM:	Character generator RAM	I/D = 0:	Decrement	C = 0:	Cursor OFF	R/L = 0:	Left shift
A _{CG} :	CG RAM address	S = 1:	Display shift	B = 1: B = 0:	Blink ON Blink OFF	DL = 1:	8 bits
A _{DD} :	DD RAM address corresponds to cursor address	S = 0:	No display shift	S/C = 1:	Display shift	DL = 0:	4 bits
		D = 1: D = 0:	Display OFF	S/C = 0:	Cursor movement	N = 1:	2 lines (L1671)
ч ^С :	RAM and CG RAM address			BF = 1: BF = 0:	Internal operation in progress Instruction can be accepted	F = 0:	5 x 7 dot matrix

Execution times in the above table indicate the minimum values when operating frequency is 250 kHz.

INTRODUCTION CODE EXPLANATIONS

The two registers 1) Instruction Register (IR) and the 2) Data Register (DR) in the KS0066 controller chip are directly controlled by the MPU. Control information is temporarily stored in these registers prior to internal operation start. This allows interface to various types of MPUs which operate at different speeds from that of the KS0066, and allows interface from peripheral control ICs. Internal operations of the KS0066 are determined from the signals sent from the MPU. These signals, including register selection signals (RS), Read/Write (R/W) and data bus signals (DB0 - DB7) are polled instructions.

	R EGISTER SELECTION								
RS	R/W	Operation							
0	0	IR selection, IR write. Internal operation: Display clear							
0	1	Busy flag (DB7) and address counter (DB0 to DB6) read							
1	0	DR selection, DR write. Internal operation: DR to DD RAM or CG RAM							
1	1	DR selection, DR read. Internal operation: DD RAM or CG RAM to DR							

Address Counter (AC)

The counter specifies an address when data is written into DD RAM or CG RAM and the data stored in DD RAM or CG RAM is read out. If an Address Set instruction (for DD RAM or CG RAM) is written in the IR, the address information is transferred from the IR to the AC. When display data is writ-



Clear all display memory and return the cursor to the

CURSOR HOME



Returns cursor to home position. First line first character

*Doesn't matter

ten into or read from DD RAM or CG RAM, the AC is automatically incremented or decremented by one according to the Entry Mode Set. The contents of the AC are output to DB0 to DB6; refer to above "Register Selection Table" when RS = 0and R/W = 1.

home position. In other words, the cursor returns to the first character block on the first line on all 1, 2, and 4 line character modules except L4044. I the above is entered on E2 (the second controller for lines 3 and 4), the cursor will return to the first character on the third line.

blocks on all 1, 2 and 4 line display; except L4044 refer "clear display": (Address 0; A_{DD} "80"). The contents of the DD RAM remain unchanged.

Conditions of use	Restrictions
When executing the Display Clear or Cursor Home	The Cursor Home instruction should be executed again immediately
instruction when the display is shifted	after the Display Clear or Cursor Home instruction is executed.
(after execution of Display Shift instruction).	Do not leave an interval of a multiple of 400/f _{osc} * second after the first execution.
	• L4052: f _{osc} = 250 kHz
	The other modules: f _{OSC} = 270 kHz
	*f _{osc} : Oscillation frequency
When 23_{H} , 27_{H} , 63_{H} , or 67_{H} is used as a DD RAM	Before executing the Cursor Home instruction, the data of the four DD
address to execute Cursor Home instruction.	RAM addresses given at the left should be read and saved. After execution, write
	the data again in DD RAM. (This restriction is necessary to prevent the contents
	of the DD RAM addresses from being destroyed after the Cursor Home
	instruction has been executed.)

RESTRICTIONS ON EXECUTION OF DISPLAY CLEAR AND CURSOR HOME INSTRUCTIONS

ENTRY MODE SET

	RS	R/W	DB7							_DB0
Code	0	0	0	0	0	0	0	1	I/D	S

I/D: Increments (I/D = 1) or decrements (I/D = 0) the DD RAM address by one block when writing or reading a character code from DD RAM or CG RAM. The cursor automatically moves to the right when incremented by one or to the left if decremented by one.

S: Shifts the entire display to either the right or left when S = 1 (high). When S = 1 and I/D = 1 the display shifts one position to the left. When S = 1 and 1/D = 0 the display shifts one position to the right. This right or left shift occurs after each data write to DD RAM. Display is not shifted when reading from DD RAM. Display is not shifted when S = 0.

DISPLAY AND CURSOR ON/OFF CONTROL



D: Display is turned ON when D = 1 and OFF when D = 0. When display is OFF, display data in DD RAM remains unchanged. Information comes back immediately when D = 1 is entered.

C: Cursor is displayed when C = 1 and not displayed when C = 0. If the cursor disappears, function of I/D etc.

does not change during display data write. In a 5 x 7 dot matrix there is an eighth line which functions as the cursor.

B: When B = 1, the character at the cursor position starts blinking. When B = 0 the cursor does not blink. The blink is done by stiching between the all black dot matrix and displayed character at 0.4 seconds intervals. The cursor and the blink can be set at the same time (fosc = 250 kHz).



CURSOR OR DISPLAY SHIFT

	RS	R/W	DB7							_DB0
Code	0	0	0	0	0	1	S/C	R/L	*	*

* Doesn't Matter

Cursor/Display Shift moves the cursor or shifts the display without changing the DD RAM contents.

The cursor position and the AC contents match. This instruction is available for display correction and retrieval because the cursor position or display can be shifted without writing or reading display data. In case of a 2-line display, the cursor is shifted from character block 40 of line 1 to character block 1 of line 2. Displays of lines 1 and 2 are shifted at the same time. In case of a 4-line display, the cursor does not move continuously from line 2 to line 3. The cursor is shifted from character block 40 of line 3 to character block 1 of line 4. Displays of lines 3 and 4 are shifted at the same time. The display pattern of line 2 or 4 is not shifted to line 1 or 3.

S/C	R/L	Operation
0	0	The cursor position is shifted to the left (the AC decrements one)
0	1	The cursor position is shifted to the right (the AC increments one)
1	0	The entire display is shifted to the left with the cursor
1	1	The entire display is shifted to the right with the cursor

5 x 7 dot matrix

FUNCTION SET

Function Set sets the interface data length, the number of display lines and the character font.

DL: Interface data length

When DL = 1, the data length is set at 8 bits (DB7 to DB0). When DL = 0, the data length is set at 4 bits (DB7 to DB4).

The upper 4 bits are transferred first, then the lower 4

bits follow.

N: Number of display lines

F: Sets character font

Ν	F	Number of display lines	Character font	Duty Cycle	LCD Module
1	0	2	5 x 7 dot matrix	1/16	All character LCD modules

The Function Set instruction must be executed prior to all other instructions except for Busy Flag/Address Read. If another instruction is executed first, no function instruction except changing the interface data lenght can be executed.

CG RAM ADDRESS SET



CG RAM addresses, expressed as binary AAAAAA, are set to the AC. Then data in CG RAM is written from or read to the MPU.

DD RAM Address Set



DD RAM addresses expressed as binary AAAAAA are set to the AC. Then data in DD RAM is written from or read to the MPU.

BUSY FLAG/ADDRESS READ

	RS	R/W	DB7							_DB0
Code	0	0	BF	А	Α	А	А	А	А	А
	← Upper bit					Lower bit →				

The BF signal can be read to verify if the controller is indicating that the module is working on a current instruction.

When BF = 1, the module is working internally and the next instruction cannot be accepted until the BF value becomes 0.

When BF = 0, the next instruction can be accepted.

Therefore, make sure that BF = 0 before writing the next instruction. The AC values of binary AAAAAA are read out at the same time as reading the busy flag. The AC addresses are used for both CG RAM and DD RAM but the address set before execution of the instruction determines which address is to be used.

DATA WRITE TO CG RAM OR DD RAM



Binary eight-bit data DDDDDDD is written into CG RAM or DD RAM. The CG RAM Address Set instruction or the DD RAM Address Set instruction before this instruction selects either RAM. After the write operation, the address and display shift are determined by the entry mode setting.

DATA READ TO CG RAM OR DD RAM



Binary eight-bit data DDDDDDDD is read from CG RAM or DD RAM. The CG RAM Address Set instruction or the DD RAM Address Set instruction before this instruction selects either RAM. In addition, either instruction is executed immediately before this instruction. If no Address Set instruction is executed before a read instruction, the first data read becomes invalid. If read instructions are executed consecutively, data is normally read from the second time. However, if the cursor is shifted by the Cursor Shift instruction when reading DD RAM, there is no need to execute an address set instruction because the Cursor Shift instruction does this.

After the read operation, the address is automatically incremented or decremented by one according to the entry mode, but the display is not shifted.

Note: The AC is automatically incremented or decremented by one according to the entry mode after a write instruction is excecuted to write data in CG RAM or DD RAM. However, the data of the RAM selected by the AC are not read out even if a read instruction is executed immediately afterwards.

5 x 7 + CURSOR

Relationships between CG RAM addresses and character codes (DD RAM) and character patterns (CG RAM data), (5 x 7 dot matrix).5 X 7 Table

Character code (DD RAM data)	CG RAM address	Character pattern (CG RAM data)	
7 6 5 4 3 2 1 0 Upper bit Lower bit	5 4 3 2 1 0 Upper bit Lower bit	7 6 5 4 3 2 1 0 Upper bit Lower bit	
	0 0 0	* * * 1 1 1 1 0	Example of
			character pattern (R)
0 0 0 0 * 0 0 0			
			Cursor position
	0 0 0	* * * 1 0 0 0 1	·
	0 0 1 0 1 0	0 1 0 1 0 1 1 1 1 1	Example of character
0 0 0 0 * 0 0 1	0 0 1 0 1 1 1 0 0	0 0 1 0 0 1 1 1 1 1	pattern (¥)
		* * * 0 0 0 0 0	
	0 0 1		
0 0 0 0 * 1 1 1	1 1 1 1 1 0 0		
	1 0 1 1 1 0		
	1 1 1	* * *	

NOTES: In CG RAM data, 1 corresponds to Selection and 0 to Non-selection on the display.

- Character code bits 0 to 2 and CG RAM address bits 3 to 5 correspond with each other (three bits, eight types).
- CG RAM address bits 0 to 2 specify a line position for a character pattern. Line 8 of a character pattern is the cursor position where the logical sum of the cursor and CG RAM data is displayed. Set the data of line 8 to 0 to display the cursor. If the data is charged to 1, one bit lights, regardless of the cursor.
- The character pattern column position corresponds to CG RAM data bits 0 to 4 and bit 4 comes to the left end. CG RAM data bits 5 to 7 are not displayed but can be used as general data RAM.
- When reading a character pattern from CG RAM, set to 0 all of character code bits 4 to 7. Bits 0 to 2 determine which pattern will be read out. Since bit 3 is not valid, 00^H and 08^H select the same character.

PROGRAMMING THE CHARACTER GENERATOR RAM (CG RAM)

The character generator RAM (CG RAM) allows the user to create up to eight custom 5×7 characters + cursor (5×8). Once programmed, the custom characters or symbols are accessed exactly as if they were in ROM. However since the RAM is a volatile memory, power must be continually maintained. Otherwise, the custom characters/symbols must be programmed into non-volatile external ROM and sent to the display after each display initialization. All dots in the 5×8 dot matrix can be programmed, which includes the cursor position.

The modules RAM are divided into two parts: data display RAM (DD RAM) and custom character generator RAM (CG RAM). This is not to be confused programming the custom character generator RAM with the 192 character generator ROM. The CG RAM is located between hex 40 and 7F and is contiguous. Locations 40 thru 47 hold the first custom character (5 x 8), 48 thru 4F hold the second custom character, 50 thru 57 hold the third CG, and so forth to 78 thru 7F for the eighth CG character/symbol. If during initialization the display was programmed to automatically increment, then only the single initial address, 40, need be sent. Consecutive row data will automatically appear at 41, 42, etc. until the completed character is formed. All eight custom CG characters can be programmed in 64 consecutive "writes" after sending the single initial 40 address.

The CG RAM is 8 bits wide, although only the right-most 5-bits are used for a custom CG character row. The left-most dot of programming the CG RAM character corresponds to D4 in the most significant nibble (XXXD4) of the data bus code, with the remaining 4 dots in the row corresponding to the least significant nibble (D3 thru D0), D0 being the rightmost dot. Thus, hex 1F equals all dots on and hex 00 equals all dots off. Examples include hex 15 (10101) equal to 3 dots on the hex 0A (01010) equal 2 dots on. In each case the key 5-bits of the 8-bit code program one row of a custom CG character. When all 7 or 8 rows are programmed, the character is complete. A graphic example is shown below:

RS	R/W	Data	Display	Description
0	0	40		addresses 1st row, 1st CG character
1	0	11	* *	result of 11, 1st row
1	0	0A	* *	result of 0A, 2nd row
1	0	1F	* * * *	result of 1F, 3rd row
1	0	04	*	result of 04, 4th row
1	0	1F	* * * *	result of 1F, 5th row
1	0	04	*	result of 04, 6th row
1	0	04	*	result of 04, 7th row
1	0	00	_	result of 00, 8th row (cursor position)
1	0	15	***	1st row, 2nd CG character. Note: Addressing not now required; hex 48 is next in the sequence.

EXAMPLES OF 8-BIT AND 4-BIT DATA TRANSFER OPERATION

DISPLAY INITIALIZATION

Each time the module is turned on or reset, an initialization procedure must be executed. The procedure consists of sending a sequence of hex codes from the microprocessor or parallel I/O port. The initialization sequence turns on the cursor, clears the display, and sets the module onto an auto-increment mode.

The initial hex code 30, 34, or 38 is sent two or more times to ensure the module enters the 8-bit or 4-bit data

mode. All the initialization sequences are performed under the condition of Register Select (RS) = 0 (low) and Read/Write (R/W) = 0 (low).

The 4-bit data bus microcontroller may operate the display module by sending the initialization sequence in 4-bit format. Since 4-bit operation requires the data to be sent twice over the higher 4-bit bus lines (D4-D7), memory requirements are doubled.



A. EXAMPLE FOR THE MODULE WITH 5 x 7 Character Format Under 8-Bit Data Transfer

Note: 1) Both RS and R/W terminals shall be "0" in this sequence.

- RS, R/W and Data are latched at the falling edge of the Enable signal, (falling edge is typically 10nSec; Max: 20nSec).
- 3) L4044 has t obe initialized on E1 and E2 respectively.

EXAMPLES OF 8-BIT AND 4-BIT DATA TRANSFER OPERATION

B. EXAMPLE FOR THE MODULE WITH 5 x 7 Character Format Under 4-Bit Data Transfer



- **Note:** 1) Both RS and R/W terminals shall be "0" in this sequence.
 - 2) RS, R/W and Data are latched at the falling edge of the Enable signal,
 - 3) Enable signal has to be sent after every 4-bit Data transfer.